By Topic

Automatic utilization of hierarchical memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Anderson, J. P. ; Burroughs Corporation, Paoli, Pa. ; Glaser, E. L.

Kilomegacycle computers will be achieved only partly by high-speed components, memories, and logics. For some time to come, speed will be derived substantially from system organization. In the final analysis, memory speed will become of primary importance in obtainable system size, and cost will prevent very large high-speed memories from matching kilomegacycle logic. This leads to consideration of hierarchies of memory. A systems basis for utilizing hierarchical memories, giving the effect of homogeneous memory systems, is presented.

Published in:

American Institute of Electrical Engineers, Part I: Communication and Electronics, Transactions of the  (Volume:82 ,  Issue: 2 )