Close category search window
 

Logic design and implementation in a pumped tunnel diode-transistor logic system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Akers, S. B. ; General Electric Company, Syracuse, N. Y. ; Stabler, E. P.

The logic design technique and the method of implementing logic design with a 200-mc (megacycle) logic module are described. The logic design technique results in a design which conforms to the constraints on fan-in, fan-out, and timing which are required for satisfactory module operation. The implementation method takes account of the transmission time delay between modules. The design and construction constraints required for this system are typical for a wide variety of high-speed logic systems.

Published in:
American Institute of Electrical Engineers, Part I: Communication and Electronics, Transactions of the  (Volume:82 ,  Issue: 2 )

Date of Publication: May 1963

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.