By Topic

Synthesis of transfer functions with poles restricted to the negative real axis into two parallel R-C ladders and an ideal transformer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Malti, M. G. ; Cornell University, Ithaca, N. Y. ; Sun, Hun Hsuan

This paper presents a method of synthesizing a circuit to obtain a transfer function whose poles lie on the negative real axis and whose zeros lie anywhere in the complex frequency plane including the positive real axis by means of two parallel resistance-capacitance (R-C) ladders and an ideal transformer. The polynomial in the numerator of the given transfer function is first resolved into the difference of two component polynomials whose zeros are all negative real numbers. The method of resolution is based on conditions for collinearity of points that represent nth degree polynomials (with real coefficients) in n-dimensional space. The two component polynomial fractions for the given transfer function are then synthesized into two R-C ladders and the resulting network is the parallel combination of these two ladders through an ideal transformer and terminated by another R-C ladder. The method applies to more generalized cases and usually gives a network that contains less resistive and capacitive elements than any of the other methods available. If the resolution of the numerator polynomial is as a sum of polynomials instead of a difference, more than two components may be required. An expression for the upper bound to the least number of such components is also included in the paper.

Published in:

American Institute of Electrical Engineers, Part I: Communication and Electronics, Transactions of the  (Volume:75 ,  Issue: 2 )