By Topic

Modeling and design of FETs in the temperature range from -50°C to +120°C oriented to low-power GaAs ICs CAD applying low-frequency design techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Giorgio, A. ; Dipt. di Elettrotecnica ed Elettronica, Bari Univ., Italy ; Perri, A.G.

In this paper more efficient thermal design rules combined with an automatic procedure to determine the optimal layout for thermal effect optimization and new improved large/small signal thermal models of GaAs FETs are proposed. The small signal model is available also in the polynomial form required for thermal CAD of low-power MMICs, with low frequency ICs design technique based on physical parameters of the foundry. Therefore, a large signal thermal model of the device is developed which is very accurate in the range of temperature from about -50°C to +120°C and subsequently, the SSECPs (Small Signal Equivalent Circuit Parameters) expressions are determined in the previous polynomial form. The approach to define the new models is based on physical considerations concerning the thermal effects, necessary to achieve a reliable design, in spite of their non-physical nature

Published in:

Analog and Mixed IC Design, 1997. Proceedings., 1997 2nd IEEE-CAS Region 8 Workshop on

Date of Conference:

12-13 Sep 1997