By Topic

The DIP may take its final bows: The dual-in-line package, the reigning IC package for several generations, is losing position to newcomers for packaging advanced chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Bowlby, R. ; Motorola Inc., Phoenix, AZ, USA

As the number of leads, or pins, on the dual-in-line package (DIP) increases, its size increases rapidly. DIPs are becoming up to 50 times bigger than the chips themselves, thus defeating the gains of miniaturization resulting from IC advances. A pin-grid array package with leads protruding from the bottom, can handle 256 leads in an area of about 3 square inches. New packages that are becoming available for integrated circuits are described, and the way in which these packages are attached to printed circuit boards is considered. Small-outline integrated circuits, plastic leaded chip carriers, ceramic leaded chip carriers, leadless ceramic chip carriers, and pin-grid arrays are covered. It is pointed out that if metal leads could be eliminated entirely, electrical signal delay and nonuniformity could be greatly reduced. A technique for doing this is tape-automated bonding in which chips may be applied directly to printed-circuit boards.

Published in:

Spectrum, IEEE  (Volume:22 ,  Issue: 6 )