By Topic

The SBus: Sun's high performance system bus for RISC workstations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Frank, E.H. ; Sun Microsyst. Inc., Mountain View, CA, USA

An overview of the design of SBus, Sun's SPARCstation 1 memory and input/output (I/O) expansion bus, is presented. In creating the SBus, the foremost goal was that overall system performance should not suffer because of the SBus design. The next most important goal was that I/O devices, including Ethernet and FDDI, be able to rely on the same high-performance, low-latency access to memory that is available to the central processor. Another goal was that it is possible to implement the interface between an I/O device and the SBus in a low-cost CMOS gate array, without having to use external buffers or drivers. A final goal was for the SBus to be the interface for I/O expansion. Raw SBus performance is provided by allowing a system clock of up to 25 MHz, represents a nice balance between ultimate performance and ease of system design and integration when boards are built by different manufacturers.<>

Published in:

Compcon Spring '90. Intellectual Leverage. Digest of Papers. Thirty-Fifth IEEE Computer Society International Conference.

Date of Conference:

Feb. 26 1990-March 2 1990