By Topic

An IBM second generation RISC processor architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
R. D. Groves ; IBM, Austin, TX, USA ; R. Oehler

A second-generation reduced-instruction-set-computer (RISC) architecture designed to support superscalar implementations which can execute multiple instructions every cycle is described. The architecture provides compound-function instructions that allow application path lengths to be less than would be required on many complex-instruction-set computers. This new RISC architecture also exploits advances in optimizing compiler and operating system technology. The processor architecture is based on a logical view of the processor consisting of three independent functional units: a branch processor, a fixed-point processor, and a floating-point processor. The key feature of these functional units is that they are designed for maximum concurrency among the units.<>

Published in:

Compcon Spring '90. Intellectual Leverage. Digest of Papers. Thirty-Fifth IEEE Computer Society International Conference.

Date of Conference:

Feb. 26 1990-March 2 1990