By Topic

A VLSI implementation of the VAX vector architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fenwick, D. ; Digital Equipment Corp., Boxborough, MA, USA ; Redford, J. ; Stanley, T. ; Williams, D.

A single-board implementation of the VAX vector architecture is described. The vector processor can be divided into three separate function units: the vector controller, implemented as a single chip; the arithmetic pipelines, implemented by four pairs of chips; and the load/store unit, implemented by one chip. In addition, the load/store chip controls a 1-MB cache. All three function units can operate independently. The vector coprocessor is designed for use in the VAX 6000 model 400 system. It was implemented using 1.5- mu m custom CMOS and LSI logics sea-of-gates gate array. Peak performance is 90 MFLOPS single precision and 45 MFLOPS double precision. The vector coprocessor achieves speedups between 3 and 40 times the scalar CPU across a range of benchmarks.<>

Published in:

Compcon Spring '90. Intellectual Leverage. Digest of Papers. Thirty-Fifth IEEE Computer Society International Conference.

Date of Conference:

Feb. 26 1990-March 2 1990