By Topic

The Epsilon-2 hybrid dataflow architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Grafe, V.G. ; Sandia Nat. Lab., Albuquerque, NM, USA ; Hoch, J.E.

Epsilon-2 is a general parallel computer architecture that combines the fine-grain parallelism of dataflow computing with the sequential efficiency common to von Neumann computing. Instruction-level synchronization, single-cycle context switches, and reduced-instruction-set-computer-like sequential efficiency are all supported in Epsilon-2. Epsilon-2 is based on an intrinsically parallel computation model. The instruction scheduling model of Epsilon-2 is a generalization of both the von Neumann and dataflow models. The storage model of Epsilon-2 is a parallel generalization of a traditional stack-based storage model. The system is built around a module consisting of a processor board and structure memory board, connected by a four-by-four crossbar, an input/output port, and the global interconnect. In this way, each additional unit of processing brings with it a unit of structure memory, a unit of I/O bandwidth, and a unit of global interconnect bandwidth. A sample code is presented in detail, and the progress of the physical implementation discussed.<>

Published in:

Compcon Spring '90. Intellectual Leverage. Digest of Papers. Thirty-Fifth IEEE Computer Society International Conference.

Date of Conference:

Feb. 26 1990-March 2 1990