By Topic

The design of the MasPar MP-1: a cost effective massively parallel computer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Nickolls, J.R. ; MasPar Comput. Corp., Sunnyvale, CA, USA

The design and implementation of the MasPar MP-1 are described. It is a general-purpose massively parallel computer system that achieves peak computation rates beyond a billion floating point operations per second yet is priced like a minicomputer. The architecture of the MP-1 is scalable in a way that permits its computational power to be increased along two axes: the performance of each processor and the number of processors. This feasibility is well matched to VLSI technology where circuit densities continue to increase at a rapid rate. The scalable nature of massively parallel systems protects the customers' software investment while providing an increasing performance in successive products. The array control unit, processor array, processor elements, memory, X-Net mesh interconnect, and multistage crossbar interconnect are discussed.<>

Published in:

Compcon Spring '90. Intellectual Leverage. Digest of Papers. Thirty-Fifth IEEE Computer Society International Conference.

Date of Conference:

Feb. 26 1990-March 2 1990