By Topic

Design and implementation of Rijindael's encryption algorithm with hardware / software co-design using NIOS II processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hasamnis, M.A. ; Electron. Eng., Shri Ramdeobaba Coll. of Eng. & Manage., Nagpur, India ; Limaye, S.S.

In the present investigation, Rijindael's encryption algorithm (AES) is designed based on co-design methodology. It is a commonly used network security algorithm for wireless transmission systems. It is a symmetric block cipher, which plays a major role in bulk data encryption. Four different modules with specific functions are included in this algorithm. The hardware / software co-design methodology is adopted to implement one of the functional modules in hardware and subsequent remaining modules in software. The module in hardware is implemented on FPGA and added as hardware accelerator to the processor. The proposed hardware / software implementation is done on Altera NIOS II processor platform. An implementation result shows a considerable improvement in speed as compared to software only approach. On the other hand, the significant reduction in area is achieved as compared to hardware only approach.

Published in:

Industrial Electronics and Applications (ICIEA), 2012 7th IEEE Conference on

Date of Conference:

18-20 July 2012