By Topic

Synthesis of VHDL code for FPGA design flow using Xilinx PlanAhead tool

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sarker, M.A.L. ; Div. of Electron. & Inf. Eng., Chonbuk Nat. Univ., Jeonju, South Korea ; Moon Ho Lee

This paper addresses a synthesis process of VHDL code for FPGA design flow using Xilinx PlanAhead tool. This tool provide a low power profile, more hard IP functionality, create a global timing constraint, lower node capacitance & architectural innovations, cost of development, very high DSP performance hardware solutions and easily can be evolutionary algorithms, reconfigured to the development of whole compiler, simulation and synthesis frameworks. It is handle dense logic and memory elements offering very high logic capacity. The logic blocks are replicated in FPGA with interconnects and input-output blocks. This approach attached a new created VHDL code and generate of register-transfer level (RTL) hardware description language (HDL). In this paper, we have presented the FPGA approach of interconnection and its flexibility on example through synthesis process, simulations and implemented results are detailed.

Published in:

Education and e-Learning Innovations (ICEELI), 2012 International Conference on

Date of Conference:

1-3 July 2012