By Topic

Domain sequence protocol (DSP) for PCE-based multi-domain traffic engineering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Domenico Siracusa ; CNIT, Pisa, Italy; Department of Electronic and Information, Politecnico di Milano, Italy ; Stefano Grita ; Guido Maier ; Achille Pattavina
more authors

In current multi-domain networks relying on the path computation element (PCE) architecture, domain sequence computation can be performed through mechanisms which may fail to guarantee both efficient resource utilization and an adequate level of confidentiality and scalability. In this study, we first propose a hierarchical instance of a path-vector protocol, called the domain sequence protocol (DSP), dedicated to provide the PCE with effective domain sequence information. Then we consider and evaluate through simulations the performance of the integrated DSP-PCE architecture. Results show that, compared to current routing solutions based on the border gateway protocol, significant improvements can be achieved in terms of the overall network resource utilization. In addition, this study identifies the most suitable DSP-PCE features for different network scenarios, including the announcement of single or multiple routes per domain, the advertisement of aggregate or maximum reservable inter-domain bandwidth information, the use of different PCE-based path computation procedures, and the possibility to perform additional computation attempts along different domain sequences. Finally, the experimental implementation of the proposed DSP-PCE architecture is provided to show its feasibility and its fast convergence time in the range of a few milliseconds.

Published in:

IEEE/OSA Journal of Optical Communications and Networking  (Volume:4 ,  Issue: 11 )