Referenced Items are not available for this document.
The paper describes a combined genetic algorithm and slicing approach for floorplan area optimization. This approach helps the designer to explore the floorplan issues during the early stage of integrated circuit design. The slicing tree representation provides efficient tree traversal operations using recursion for obtaining area-efficient floorplans. Also, the slicing floorplan approach reduces the complexity of the resulting floorplan at the routing stage by eliminating the cyclic conflicts
Published in:
Systems, Man, and Cybernetics, 1997. Computational Cybernetics and Simulation., 1997 IEEE International Conference on
(Volume:3
)
Date of Conference: 12-15 Oct 1997
- Page(s):
- 2888 - 2892 vol.3
- Meeting Date :
- 12 Oct 1997-15 Oct 1997
- ISSN :
- 1062-922X
- Print ISBN:
- 0-7803-4053-1
- INSPEC Accession Number:
- 5761102
- Conference Location :
- Orlando, FL
- Digital Object Identifier :
- 10.1109/ICSMC.1997.635433
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
