By Topic

Employing radiation hardness by design techniques with commercial integrated circuit processes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mavis, D.G. ; Microelectron. Div., Mission Res. Corp., Albuquerque, NM, USA ; Alexander, D.R.

Though process hardening remains the preferred method for achieving radiation hardness in high density integrated circuits (ICs), recent investigations into the hardness of specially designed gate array cells fabricated in a commercial 0.81 μm CMOS fabrication process have demonstrated greater than 100 krads (Si) total ionizing dose hardness, no single event latchup, and single event upset LET (linear energy transfer) (LET) thresholds greater than 50 MeV-cm2/mg. This work suggests that it is possible to achieve inexpensive ASICs (Application Specific Integrated Circuits) of modest complexity and radiation tolerance with commercial IC processes

Published in:

Digital Avionics Systems Conference, 1997. 16th DASC., AIAA/IEEE  (Volume:1 )

Date of Conference:

26-30 Oct 1997