Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Experimental exploration of ultra-low power CMOS design space using SOIAS dynamic VT control technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

Supply voltage scaling to 1V and below, with associated VT scaling, has been identified as a key approach for energy efficient high performance computing. However, VT scaling is ultimately limited by increasing subthreshold leakage current. We experimentally explore the low VDD, VT design space using a variable threshold voltage CMOS technology, Silicon-On-Insulator-with-Active-Substrate (SOIAS), which we have developed. Energy consumption modeling indicates that the dynamic VT control afforded by SOIAS can lead to significant energy savings without sacrificing performance for systems that operate in burst mode, for example when limited by user input rate. This is of particular importance in battery operated systems

Published in:

SOI Conference, 1997. Proceedings., 1997 IEEE International

Date of Conference:

6-9 Oct 1997