By Topic

Compact and flexible linear-array-based implementations of a pipeline of multiprocessor modules (PMMLA) for high throughput applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Soo-Young Lee ; Dept. of Electr. Eng., Auburn Univ., AL, USA ; G. Ghare

High throughput is required in many tasks, especially real-time applications. A logical structure of a parallel computing system for such applications is a pipeline of multiprocessor modules to be referred to as PMM. In this paper, a linear array based realization of PMM, referred to as PMMLA (PMM based on Linear Array) is proposed. The main design objective is to achieve uncompromised performance by a compact and flexible hardware structure. This paper describes the organization and operation of a PMMLA, analyzes its performance in detail, and compares it to other possible implementations theoretically and via emulation on nCUBE/2

Published in:

High-Performance Computing, 1997. Proceedings. Fourth International Conference on

Date of Conference:

18-21 Dec 1997