By Topic

FPGA design for real time flaw detection on edges using the LEDges technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Batista, Y.N. ; Fed. Inst. of Educ., Sci. & Technol. of Pernambuco-IFPE, Pesqueira, Brazil ; de Araujo, C.C. ; Filho, A.G.S.

This work presents a FPGA design for real time flaw detection on edges based on LEDges technique. The LEDges, on one hand, significantly reduces the computational effort to perform the image segmentation, representation and description. On the other hand reduces the use of costly architectural resources such as processor and memory. Thus the FPGA design of the LEDges allows the implementation of automated visual inspection systems satisfying the increasing demand for performance. We have developed, implemented and applied the FPGA design to a real industrial problem, where defects were successfully detected on edges of toothpaste tubes. We achieve lower response time and lower use of computational resources than other solutions which have same computational complexity.

Published in:

Integrated Circuits and Systems Design (SBCCI), 2012 25th Symposium on

Date of Conference:

Aug. 30 2012-Sept. 2 2012