By Topic

Monolayer \hbox {MoS}_{2} Transistors Beyond the Technology Road Map

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Alam, K. ; Dept. of Electr. & Electron. Eng., East West Univ., Dhaka, Bangladesh ; Lake, R.K.

The performance of a 5-nm gate length monolayer MoS2 transistor is benchmarked against an ultrathin body Si transistor of similar dimensions and the ITRS requirements for 2026 low operating power (LOP) technology. The MoS2 transistor has a subthreshold slope of 70 mV/dec, an on -/off-current ratio of 4.8 × 104, a drive current of 238 μA/μm, a peak transconductance of 2.65 mS/μm, a total capacitance of 0.164 fF/μm, and an intrinsic switching delay of 0.276 ps. These numbers for the silicon competitor are 79 mV/dec, 1.8 × 104, 89 μA/μm, 1.22 mS/μm, 0.0733 fF/μm , and 0.331 ps, respectively. The heavier effective mass of the MoS2 significantly reduces the direct source-drain leakage current, and it increases the drive current and the transconductance. The performance metrics of MoS2 transistor are comparable to the ITRS 2026 LOP technology requirements.

Published in:

Electron Devices, IEEE Transactions on  (Volume:59 ,  Issue: 12 )