By Topic

Scheduling unequal length tests in high performance VLSI system implementations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sayah, J. ; IBM, Hopewell Junction, NY, USA ; Kime, C.R.

Testing high-performance VLSI systems containing pipelines and multifunctional units is considered. An efficient heuristic-based algorithm is presented for scheduling tests in systems requiring unequal number of tests (UNT) for the test function. Performance results for an experimental implementation of the algorithm are presented

Published in:

Computer Design: VLSI in Computers and Processors, 1989. ICCD '89. Proceedings., 1989 IEEE International Conference on

Date of Conference:

2-4 Oct 1989