Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. For technical support, please contact us at onlinesupport@ieee.org. We apologize for any inconvenience.
By Topic

Analytical Solution for Steady-State and Transient Temperature Fields in Vertically Stacked 3-D Integrated Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Choobineh, L. ; Mech. & Aerosp. Eng. Dept., Univ. of Texas, Arlington, TX, USA ; Jain, A.

Vertical integration for microelectronics poses significant challenges related to dissipation of heat generated in multiple device planes. Thermal management of 3-D integrated circuits (3-D ICs) is recognized to be one of the foremost technological and research challenges currently blocking the widespread adoption of this promising technology. The computation of steady-state and transient temperature fields in a 3-D IC is critical for determining the thermal characteristics of a 3-D IC and for evaluating any candidate thermal management technology. This paper presents an analytical solution for the 3-D temperature field in a 3-D IC based on the solution of the governing energy equations using Fourier series expansion for steady-state temperature fields. In addition, this approach is combined with Laplace transforms to determine transient temperature fields. Comparison of the temperature fields predicted by the proposed models with finite-element simulations shows excellent agreement. The model is used to compute the temperature field in a representative 3-D IC, and it is shown that by utilizing a thermal-friendly floorplanning approach, the maximum temperature of the 3-D IC is reduced substantially.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:2 ,  Issue: 12 )