Cart (Loading....) | Create Account
Close category search window
 

Analysis and Design of Low Phase-Noise Oscillators With Nonlinear Resonators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Imani, A. ; Dept. of Electr. Eng.-Electrophys., Univ. of Southern California, Los Angeles, CA, USA ; Hashemi, H.

It is known that the dynamics and phase noise of resonator-based self-sustained nonlinear oscillators is affected by the presence of a nonlinear resonator. In fact, it has been shown that resonator nonlinearity can enhance the oscillator phase noise under certain conditions. This paper offers a new formulation and analytical approach to describe the effect of resonator nonlinearity on the phase noise of self-sustained oscillators. The analysis applies properties of stochastic Ito integrals to oscillator's averaged stochastic nonlinear differential equations with periodic steady state solutions. The results offer insight into designing low phase-noise oscillators with nonlinear resonators. We show that for a given nonlinear oscillator topology, there is an optimum power incident on the resonator that minimizes the phase noise. As a proof of concept, the analysis is applied to a 1.5-GHz CMOS oscillator that uses a nonlinear film bulk acoustic resonator (FBAR). A nonlinear model including memory effects for the FBAR is proposed and used in the formulation. At the optimum design point, the oscillator shows measured phase noise of -110 dBc/Hz at 1 kHz, -125 dBc/Hz at 10 kHz, -145 dBc/Hz at 100 kHz, and -160 dBc/Hz at 10-MHz offset frequencies while consuming 40 mW of dc power. This results in 10 fs of timing jitter.

Published in:

Microwave Theory and Techniques, IEEE Transactions on  (Volume:60 ,  Issue: 12 )

Date of Publication:

Dec. 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.