A general-purpose fuzzy logic inference engine for real-time control applications has been designed and fabricated in a 1-μm, 3.3-V, DLM CMOS technology. Up to 102 rules are processed in parallel with a single 688 K transistor device. Features include a dynamically reconfigurable and cascadable architecture, a TTL-compatible host interface, laser programmed redundancy, a special mode for testability, RAM rule storage, and on-chip fuzzification and defuzzification
Published in:
Computer Design: VLSI in Computers and Processors, 1989. ICCD '89. Proceedings., 1989 IEEE International Conference on
Date of Conference: 2-4 Oct 1989