By Topic

Spatial Composition Grading of Binary Metal Alloy Gate Electrode for Short-Channel SOI/SON MOSFET Application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Bibhas Manna ; Department of Electronics and Telecommunication Engineering, Jadavpur University, Kolkata, India ; Saheli Sarkhel ; Nurul Islam ; S. Sarkar
more authors

An overall performance comparison analysis based on 2-D Poisson's equation solution has been presented here both for silicon-on-insulator (SOI) and silicon-on-nothing (SON) MOSFET structures. In this paper, for the first time, an idea of work function engineering with continuous horizontal mole fraction variation in a binary alloy gate has been proposed and implemented analytically to reduce rolloff in threshold voltage for SON MOSFET, thereby improving its performance over single-gate SON structures. Analytical model-based simulation verified that SON is superior over SOI MOSFET due to its higher immunity to different short-channel effects and increased current driving capability. Our results are found to be in good agreement with simulation results, thereby verifying the accuracy of the proposed analytical model.

Published in:

IEEE Transactions on Electron Devices  (Volume:59 ,  Issue: 12 )