Cart (Loading....) | Create Account
Close category search window
 

Cascaded two-level inverter-based multilevel static VAr compensator using 12-sided polygonal voltage space vector modulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Surendra Babu, N.N.V. ; Dept. of Electr. Eng., Indian Inst. of Technol. Bombay, Mumbai, India ; Fernandes, B.G.

A static VAr compensation scheme using 12-sided polygonal voltage space vectors for high power application is proposed in this study. Using the polygonal voltage space vectors, the dc bus utilisation is increased in linear modulation region and total harmonic distortion (THD) is improved significantly in over modulation region. The power circuit topology consists of two standard two-level inverters, which are connected in cascade through an open-ended winding transformer. In order to obtain the polygonal voltage space vectors, the dc-link voltage of inverter 2 is maintained at 0.366 times the dc-link voltage of inverter 1. A simple control strategy to maintain the required dc-link voltage ratio as well as for reactive power compensation is proposed. To verify the proposed strategy, simulation is carried in MATLAB/SIMULINK. Simulation study is performed in linear, over modulation regions of the inverter and also with unbalanced network voltages. A laboratory prototype is designed and developed to validate the simulation results. Further, this scheme is compared with a sinusoidal pulse width modulation-based VAr compensation scheme using the same topology.

Published in:

Power Electronics, IET  (Volume:5 ,  Issue: 8 )

Date of Publication:

September 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.