By Topic

Design of a high speed SoC platform for cipher processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ji Xiang Jun ; Institute of Information Technology Henan Zhengzhou, China ; Xu Jin Fu ; Dai Zi Bin ; Li Wei

Focusing on the flexibility and speed deficiency of the existing SoC platform, this paper designs a high speed and high flexibility cipher SoC platform. This platform integrates a co-processor to process the cipher operation, which can run the most block and stream cipher algorithms. To solve the problems of data encryption and transmission, the paper designs a high speed communication interface called user-defined interface and proposes a DMA data encryption and transmission mechanism facing the cipher processing. This platform has been verified by the FPGA, and the result shows that this platform can fast run the needed cipher operation correctly and has a high throughput.

Published in:

2012 International Conference on Information Management, Innovation Management and Industrial Engineering  (Volume:3 )

Date of Conference:

20-21 Oct. 2012