Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Reconfigurable multi-processor architecture for streaming applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ghazanfari, L.S. ; Dept. of Comput. Syst., Tampere Univ. of Technol., Tampere, Finland ; Airoldi, R. ; Nurmi, J. ; Ahonen, T.

This paper presents a work-in-progress design of a reconfigurable multi-processor architecture. The architecture is composed of nine nodes arranged in a 3x3mesh topology. The central node of the architecture hosts a RISC processor, which acts as master of the platform, taking care of data and task scheduling. The surrounding nodes hosts a reconfigurable engine and the actual processing. The system was prototyped on an Altera FPGA device and RTL simulations of the architecture were carried out to ensure the correct functionality of the systems. Future works will focus on the implementation of significant kernels of streaming applications on the platform as well as the implementation of power saving techniques in order to achieve a high power efficiency of the system.

Published in:

Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on

Date of Conference:

29-31 Aug. 2012