By Topic

Development Pattern Recognition Model for the Classification of Circuit Probe Wafer Maps on Semiconductors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Cheng-Wei Chang ; Dept. of Inf. Manage., Hsing Wu Coll., Taipei, Taiwan ; Tsung-Ming Chao ; Jorng-Tzong Horng ; Chien-Feng Lu
more authors

Spatial defect patterns generated during integrated circuit (IC) manufacturing contain valuable information on the fabrication process and can help engineers identify the root causes of any defect. Classification of these defect patterns is crucial to improving reliability and yield during IC manufacturing. Accurate classification requires good feature selection in order to assist in identifying the defect cluster types. In this paper, we demonstrate that the linear Hough transformation, the circular Hough transformation incorporating the cover ratio approach, and the zone ratio approach, when used as feature-extraction techniques, are able to distinguish lines, various solid circle-like cluster patterns such as blobs and bull's-eyes, and various hollow circle-like cluster patterns such as rings and edges. On the basis of these features, in this paper we provide a comprehensive evaluation of several data-mining classification approaches in terms of performance and accuracy. The results obtained using both artificial and real manufacturing data demonstrate the potential of this approach for analyzing general defect patterns that are generated during the IC fabrication process.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:2 ,  Issue: 12 )