Verifying pipelined hardware using symbolic logic simulation | IEEE Conference Publication | IEEE Xplore