By Topic

Design of fast motion estimation algorithm based on hardware consideration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
He, Z. ; Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., Hong Kong ; Liou, M.L.

Most fast block-matching motion estimation (BMME) algorithms are designed to minimize the search positions (or checking points) in a given search range in order to speed up the computation. In this paper, we introduce a fast BMME algorithm based on the consideration of hardware implementation. We use a one-dimensional (1-D) systolic array as the basic computing engine. In order to utilize this engine efficiently, we process several adjacent checking points, called checking vector, simultaneously. We propose a checking-vector-based search strategy and show that it can achieve a better algorithmic performance and can be very cost-effective in terms of hardware implementation for low bit-rate video applications

Published in:

Circuits and Systems for Video Technology, IEEE Transactions on  (Volume:7 ,  Issue: 5 )