Skip to Main Content
The focus of this work is on techniques that promise to reduce the message delivery latency in message passing interface (MPI) environments for cache-less systems (e.g. the Cell BE processor). Significant contributors to message-delivery latency are the message copying operations during receive. To avoid this copying overhead, we introduce architectural extensions comprising an Indirection Cache and instructions to manage the operations of this extension. This method allows the late binding of the received message by redirecting its effective address. An Indirection Buffer stores the last Receive Variable effective address and uses it predictively for subsequent accesses.