By Topic

VLSI architectures for computing exponentiations, multiplicative inverses, and divisions in GF(2m)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Shyue-Win Wei ; Dept. of Electr. Eng., Chung-Hua Polytech. Inst., Hsin Chu, Taiwan

A modified parallel-in-parallel-out linear-systolic power-sum circuit designed to perform AB2+C computations in the finite field GF(2m) is presented, where A, B, and C are arbitrary elements of GF(2m). On the basis of the linear-systolic power-sum circuits, a VLSI architecture for exponentiation in GF(2m ) is developed. Furthermore, two modified architectures that can be used to compute inverses and divisions over GF(2m) are proposed. All the architectures are constructed from m-1 linear-systolic power-sum circuits. It should be noted that the presented exponentiator, inverter, and divider are the only such circuits having a throughput of 100%. The latency of the presented pipeline exponentiator, inverter, and divider is m(m-1) clock cycles. The cycle time (i.e., clock period) of the presented architectures is only two logic gate delays plus a short routing delay. For moderate values of m, say m⩽10, the circuit complexity of the presented circuits is realizable using presently available VLSI technology. The computation time of near two gate delays and 100% throughput enables the greatest computation speed in finite field arithmetic

Published in:

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing  (Volume:44 ,  Issue: 10 )