Choosing Processor Array Configuration by Performance Modeling for a Highly Parallel Linear Algebra Algorithm | IEEE Conference Publication | IEEE Xplore