By Topic

Characterization of Electron Traps in Si-Capped Ge MOSFETs With \hbox {HfO}_{2}/\hbox {SiO}_{2} Gate Stack

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
B. Benbakhti ; School of Engineering, Liverpool John Moores University, Liverpool, U.K. ; J. F. Zhang ; Z. Ji ; W. Zhang
more authors

Si-capped Ge MOSFETs have good compatibility with existing processes, and promising results have been reported. The process is becoming sufficiently mature to warrant assessment of device reliability. Good time-dependent dielectric breakdown performance has been observed, and negative-bias-temperature-instability susceptibility is better than Si counterparts. Electron trapping is shown to be problematic and affects devices through positive bias temperature instability and hot carrier injection. This letter characterizes electron trapping in HfO2/SiO2 stacks on Si-capped Ge. Trapping is substantial, increasing with VG and reaching ~ 1013 cm-2 in 100 μs under VG = 2.0 V. We report, for the first time, two distinctive capture cross sections (CCS) by measuring the transient gate current. The large CCS can be ~ 10-12 cm2 and reduces for a higher oxide field, which is a signature of coulombic attractive centers. The small CCS is on the order of 10-14 cm2, which is a typical value found for electron traps in SiO2 and HfO2/SiO2 stacks on Si.

Published in:

IEEE Electron Device Letters  (Volume:33 ,  Issue: 12 )