By Topic

Selective Resource Sharing with RT-Level Retiming for Clock Enhancement in High-Level Synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hara-Azumi, Y. ; Nara Inst. of Sci. & Technol., Nara, Japan ; Matsuba, T. ; Tomiyama, H. ; Honda, S.
more authors

As the size and complexity of embedded systems are growing, the area cost and performance of the LSI circuits are becoming more crucial. A critical bottleneck for them is interconnections such as multiplexers (MUXs). Thus, a hardware synthesis technique for reducing MUXs, especially during the earlier design phase, has been demanded. This paper presents a novel MUX reduction technique in high-level synthesis. Our method simultaneously realizes area suppression of both modules and MUXs by selectively sharing costly resources and handles MUX insertion by register-transfer level register retiming so that they do not affect the clock frequency. Experiments demonstrate that our proposed method successfully achieves both the area and clock improvement for practical designs compared with conventional methods.

Published in:

High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems (HPCC-ICESS), 2012 IEEE 14th International Conference on

Date of Conference:

25-27 June 2012