By Topic

Balancing SET/RESET Pulse for >\hbox {10}^{10} Endurance in \hbox {HfO}_{2}\hbox {/Hf} 1T1R Bipolar RRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)

By tuning the SET/RESET pulse amplitude conditions, the pulse endurance of our 40-nm HfO2/Hf 1T1R resistive-random-access-memory devices demonstrates varying failure behaviors after 106 cycles. For unbalanced SET/RESET pulse amplitude conditions, both low-resistance state (LRS) and high-resistance state (HRS) failures may occur, while varying the pulsewidths influences the LRS/HRS window and the stability of the LRS/HRS states. The failure of the HRS or LRS state during cycling is ascribed to the depletion or excess of oxygen vacancies at the switching interface. Through a dc SET/RESET recovery operation, LRS/HRS states can be recovered after failure, indicating that the distribution of oxygen vacancies can be restored. By optimally balancing the SET/RESET pulse conditions, more than 1010 pulse endurance cycles is achieved.

Published in:

IEEE Transactions on Electron Devices  (Volume:59 ,  Issue: 12 )