By Topic

Successive approximation pipelined ADC with one clock cycle conversion rate

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ren, S. ; Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA ; Emmert, J.

An N-bit successive approximation pipelined (SAP) analogue-to-digital converter (ADC) with a conversion rate equal to the clock frequency is presented. The ADC implements the successive approximation algorithm using parallelism and pipelining to sample the input and generate an N-bit digital output at each clock cycle. The latency is N clock cycles. The requirement for the residue circuit (high frequency analogue subtract and multiply) between pipeline stages in traditional pipelined ADCs is eliminated, which significantly reduces the sensitivity to comparator offset and component mismatch. The combination of energy efficient SAR sub-circuits with conversion rate greater than 1.0 GHz when implemented in CMOS nanotechnology makes the SAP ADC an attractive option for high performance wireless and wireline applications.

Published in:

Electronics Letters  (Volume:48 ,  Issue: 20 )