By Topic

A new design of central queueing ATM switches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Peifang Zhou ; Sch. of Inf. Technol. & Eng., Ottawa Univ., Ont., Canada ; Yang, O.W.W.

This paper introduces a new ATM switching architecture which integrates routing and buffering in the ATM switch. An output port oriented address management scheme is used in the proposed switching architecture, and all ATM cells are stored statically in the buffer. It is different from other common approaches which require cells to move through various sorting and routing stages inside the switch. The proposed switching architecture can easily support multicast/broadcast and priority scheduling. No cells will be duplicated in the buffer for multicasting/broadcasting. The proposed address management scheme lends itself readily to a straightforward VLSI implementation for the proposed ATM switch. Central queueing is used to achieve optimal throughput-delay performance and buffer utilization. This paper presents performance evaluation of the proposed ATM switching architecture in terms of throughput, queue size distribution, and central buffer occupancy distribution

Published in:

Global Telecommunications Conference, 1997. GLOBECOM '97., IEEE  (Volume:1 )

Date of Conference:

3-8 Nov 1997