By Topic

Standard cell approach for generating custom CMOS/SOS devices using a fully automatic layout program

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Albert Feller ; RCA ADVANCED TECHNOLOGY LABORATORIES, Camden, N.J. 08102 ; Richard Noto ; Allan M. Smith

This paper describes and illustrates the standard cell approach for generating low-cost, quick-turnaround, custom, random logic LSI and VLSI devices using the CMOS/SOS technology. Special features of the automatic layout program that provide increased performance, speed, and density will be highlighted and illustrated in various LSI devices into which these features have been designed.

Published in:

IEEE Circuits & Systems Magazine  (Volume:3 ,  Issue: 3 )