Cart (Loading....) | Create Account
Close category search window
 

On comparing hardware implementations of fixed point digital filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Arjmand, M. ; Dept. of Electrical Engng., Univ. of Colorado, Boulder, CO, USA ; Roberts, R.A.

Distributed arithmetic structures are an alternative to the use of conventional multipliers in hardware implementations of digital filters. The authors compare the various methods of using distributed arithmetic in implementing fixed point digital filters. They introduce as a measure of hardware complexity the chip area needed to fabricate competing designs using nMOS technology. Comparisons of alternate realizations in hardware are also made. These comparisons are based on equating the output signal quality of each design. They show that traditional measures of complexity (such as the number of multipliers per output sample) do not agree with complexity measures based on chip area.

Published in:

Circuits & Systems Magazine  (Volume:3 ,  Issue: 2 )

Date of Publication:

June 1981

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.