By Topic

Asymmetric-Aware Scheduling for Single-ISA Asymmetric CMP Using Offline Analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yuanchao Xu ; Coll. of Inf. Eng., Capital Normal Univ., Beijing, China ; Zhimin Zhang ; Yan Shen

Previous work has already testified from both theory and simulation that for enough diverse workload, heterogeneous chip multi-core processor(CMP) can deliver higher performance per watt over comparable homogeneous multicore processor. But, the prerequisite is that operating system can recognize this diversity and then take an effective and reasonable task scheduling. We implemented an asymmetric aware scheduler based on program behavior offline analysis, which makes up the shortcoming of online analysis and can achieve accurate thread-to-core initial assignment when a thread is created. Preliminary evaluation shows that our scheduler can gain performance improvement over default heterogeneous-agnostic scheduler and gain quality of service guaranteed.

Published in:

Industrial Control and Electronics Engineering (ICICEE), 2012 International Conference on

Date of Conference:

23-25 Aug. 2012