Cart (Loading....) | Create Account
Close category search window
 

NEM relay based memory architectures for low power design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Venkatasubramanian, R. ; Univ. of Texas at Dallas, Richardson, TX, USA ; Manohar, S.K. ; Paduvalli, V. ; Balsara, P.T.

Nano-electromechanical (NEM) relays are a promising class of emerging devices that exhibit zero leakage operation. This work proposes three new NEM relay based parallel readout memory bitcell architectures that have faster access time, and remove the reliability issues associated with previously reported serial readout architectures. Accurate Verilog-A models were developed based on published fabrication results of NEM relays operating at 1V with a nominal air gap of 5 - 10nm. Bitcell stability and access time analysis are performed for all the proposed architectures and the results are presented.

Published in:

Nanotechnology (IEEE-NANO), 2012 12th IEEE Conference on

Date of Conference:

20-23 Aug. 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.