Low-power multiple-valued SRAM logic cells using single-electron devices

This paper presents single electron tunneling (SET) based static memory cells for multiple-valued logic applications. All simulations are conducted using Monte Carlo simulation tools. In particular, a ternary SRAM cell is designed using the proposed architecture with standby power consumption of 0.98nW and logic margin of 270mV at temperature of 77K.