By Topic

Analyzing BTI effects on retention registers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yao-Te Wang ; Dept. of Comput. Sci. & Inf. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan ; Ing-Chao Lin

As Bias Temperature Instability (BTI) effects increase the threshold voltage of transistors and decrease transistors speed, it has become a major problem for circuit reliability. Retention registers are the widely used storage cells in the power gating architecture. These registers can keep the current states in the always-on blocks. However, they suffer from significant BTl effects because the always-on block suffers from significant aging effects. This paper investigates the aging effect on various D-type retention registers. First, the paper analyzes the setup, hold and required times of retention registers under differing BTl effects. Second, because the always-on block always suffers from the BTl effects, the required time to store the data in an always-on block increases by between 0.6x-1.4x in 32nm technology. Finally, the selective transistor sizing technique is used to improve the setup, hold and required times of various D-type retention registers. Increasing the sizing of transistors between 20%-90% results in an improvement between 8.9%-41.2% in both setup and hold time.

Published in:

Quality Electronic Design (ASQED), 2012 4th Asia Symposium on

Date of Conference:

10-11 July 2012