By Topic

Optimization of routing architecture and performance for FPGA routing fabric

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Tan, B. ; IC Design Eng., Bayan Lepas, Malaysia

Being a critical highway between FPGA core IPs, the routing fabric components play an integral part in overall core performance. Optimizing the components in the routing fabric region is not a trivial task when considering the multitude of variable physical parameters involved especially the profound association with software programming and constantly changing process parameters. Common optimization algorithm would be discussed, incorporating propose multi-dimensional graphical method. Case study illustrates the potential of graphical method in identifying optimal component sizing and tradeoffs, aiding design and decision making in delivering the most optimal designs in routing fabric region. Supported by comprehensive graphical performance visualization, basic routing element architecture would also be discussed, developing expressions to promote faster optimization by narrowing down the region of interest; improving resource utilization on optimization.

Published in:

Quality Electronic Design (ASQED), 2012 4th Asia Symposium on

Date of Conference:

10-11 July 2012