By Topic

Full on-chip CMOS low dropout voltage regulator using MOS capacitor compensation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zared Kamal ; Electrical Engineering Department, Faculty of sciences and technology, Fez, Morocco ; Qjidaa Hassan ; Zouak Mouhcine

In This paper, we presents a full on-chip and area efficient low-dropout voltage regulator (LDO) which, exploiting the technique nested miller compensation with active capacitor (NMCAC) to eliminate the external capacitor without compromising the stability of the system in the full output current range. The external capacitor is removed allowing for greater power system integration for system on-chip applications. The proposed LDO is that provides a fast transient response, a low quiescent current 51 μA with a dropout voltage of 192 mV and output variation 69 mV when a full load step 0-50 mA is applied. It designed in 0.18 μm CMOS process.

Published in:

Multimedia Computing and Systems (ICMCS), 2012 International Conference on

Date of Conference:

10-12 May 2012