By Topic

Impact of back surface patterning process on FF in IBC-SHJ

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Lulu Zhang ; Institute of Energy Conversion, University of Delaware, Newark, USA ; Brent Shu ; Robert Birkmire ; Steve Hegedus
more authors

Based on potential high efficiency, low thermal budget and compatibility with very thin Si wafers, many research groups and industries are considering interdigitated all back contact silicon heterojunction (IBC-SHJ) solar cell technology. Compared to front junction silicon heterojunction (FJ-SHJ) solar cells, IBC-SHJ cells also have the unique advantages for simpler module integration. However, the IBC-SHJ solar cells to date suffer with low fill factors. Both simulation and experimental results have been conducted to understand the cause of the low FF. In this paper, the effects of processing conditions are discussed by comparing FJ-SHJ and IBC-SHJ solar cells. The fabrication of IBC-SHJ cells requires several photolithography steps to form the interdigitated back structure, whereas the FJ-SHJ requires no photolithography steps. The effect of processing temperatures, deposition sequence and photolithography processing are evaluated by using the FJ-SHJ as a test bed and base-line standard. Contamination and/or introduction of defects at intrinsic/doped layer interfaces resulting from photolithography steps is identified as one of the major contributors to reduced performance of IBC-SHJ devices fabricated using a low temperature process.

Published in:

Photovoltaic Specialists Conference (PVSC), 2012 38th IEEE

Date of Conference:

3-8 June 2012