By Topic

Optimization of ESD protection device using SCR structure of a novel STI-sided LDMOS with P-top layer for 5 V operating voltage

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Emita Yulia Hapsari ; Department of Computer Science and Information Engineering, Asia University, Taiwan, China ; Ankit Kumar ; V. N. Vasantha Kumar ; Shao-Ming Yang
more authors

In this paper, comparison between original and Silicon Controlled Rectifier (SCR) structure of a novel Shallow Trench Isolation (STI)-sided LDMOS with P-top layer is firstly presented. SCR structure can be used as a robust Electrostatic Discharge (ESD) protection device as its failure current (It2) is five times higher compared to original structure. This high It2 also results in optimizing of device width as the hot spot area is wider. The low holding voltage (Vh) of SCR structure is optimized by increasing the doping concentration of P-Body to minimize the risk of induced latch-up. The modification of surface doping concentration is the best way to increase the Vh as the crowded current of SCR structure is placed under the channel and source region while maintaining It2 below ESD thermal failure.

Published in:

Optoelectronics and Microelectronics (ICOM), 2012 International Conference on

Date of Conference:

23-25 Aug. 2012