By Topic

An 11-b 300-MS/s Double-Sampling Pipelined ADC With On-Chip Digital Calibration for Memory Effects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Miki, T. ; Panasonic Corp., Kadoma, Japan ; Morie, T. ; Ozeki, T. ; Dosho, S.

An 11-b 300-MS/s double sampling pipelined ADC with on-chip digital calibration for memory effects is presented. In double-sampling pipelined ADC architecture, memory effect of residual charge occurs due to sharing an op-amp between two channels of pipelined ADC. The proposed foreground calibration technique removes the memory effect error in digital domain without additional analog circuit. Thus, the technique simplifies the analog circuits, which extends the operation speed over 300 MHz. The chip is fabricated in a 40 nm CMOS and occupies 0.42 mm2 including digital calibration logic. The ADC consumes 40 mW from a 1.8 V supply, and FoM is 0.24-pJ/conversion-step.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:47 ,  Issue: 11 )