By Topic

Hardware/software formal co-verification using hardware verification techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nguyen, M.D. ; Sch. of Electron. & Telecommun., Hanoi Univ. of Sci. & Technol., Hanoi, Vietnam ; Kunz, W.

This paper describes a methodology for hardware/software formal co-verification. In the proposed methodology, a unified computational model is constructed for a hardware/software system under verification, in which the software and the hardware are tightly connected. In addition, we proposed a systematic method to formulate properties for the system using extracted information from software programs. Consequently, the properties can describe system behaviors in both software and hardware level. The interval property checking (IPC) technique is used to verify the computational model against the properties. We applied the proposed methodology to verify an industrial LIN being ported to an open source micro controller.

Published in:

Communications and Electronics (ICCE), 2012 Fourth International Conference on

Date of Conference:

1-3 Aug. 2012